(r20) FJPPLDetectorRD < FJPPL

FJPPL Web>FJPPLprojects>FJPPLDetectorRD (revision 20) (raw view)~~EditAttach~~
<center>D_RD_09 : *Toward the final design of a TPC for the ILD detector* </center>

_Summary_: <br>
The D_RD_02 project allowed a ‘proof of principle’ of MPGDs (Micromegas and GEMs) for the electron amplification and readout of a TPC for the Linear Collider. The resolution of such an apparatus was understood and shown to be adequate, and the operation in a beam was demonstrated.
Since 2013, a new project was started, as a preparatory step toward the construction of a TPC for the ILD experiment. Integration aspects are now being intensively worked on, including cooling, distortion mitigation and correction, electronics design, gating and other issues, as well as the definition of criteria for the technology choice.<br>

_French members_ : <br>
*S. Ganjour*, D. Attié, P. Colas, A. Giganon, I. Giomataris, V. Sharyy, B. Tuchming

_Japanese members_ :<br>
*K. Fujii*, Y. Aoki, T. Fusayasu, K. Kato, M. Kobayashi, T. Matsuda, S. Narita, K. Negishi, T. Ogawa, A. Shoji, A. Sugiyama, T. Takahashi, T. Watanabe 

_References_:<br>
[1] W. Wang, ‘[[http://irfu.cea.fr/Phocea/file.php?class=std&file=Doc/Publications/Archives/irfu-13-03-T.pdf][A Large Micromegas TPC for the ILC]]’, Thesis, Université Paris Sud (June 2013) <br>
[2] R. Yonamine, K. Fujii, K. Ikematsu, A. Ishikawa, T. Fusayasu, P. Gros, Y. Kato and S. Kawada et al., “Spatial resolutions of GEM TPC.A novel theoretical formula and its comparison to latest beam test data”, JINST 9, C03002 (2014)<br>
[3] P. Gros, K. Fujii, T. Fusayasu, Y. Kato, S. Kawada, M. Kobayashi, T. Matsuda and O. Nitoh et al., “Blocking positive ion backflow using a GEM gate: experiment and simulations,” JINST 8, C11023 (2013)<br>

_Websites_:<br>
http://irfu.cea.fr/ILC-TPC/<br>
http://www-jlc.kek.jp/jlc/en/subg/tpc<br>
http://www-hep.phys.saga-u.ac.jp/ILC-TPC/

 <center>------------------------------- </center>

<center>D_RD_15 : *Innovative design concepts in P doped bulk planar pixel sensors* </center>

_Summary_ :<br>
Our aim within the FJPPL is to develop and improve, around French and Japanese collaborators at LAL Orsay, KEK and Tsukuba University, respectively, a strong expertise on tracking detectors for future experiments, with international visibility. The detector upgrade programs underway in ATLAS for HL-LHC will be occasions to improve and optimize the planar pixel technology, which is a particularly well established technology for vertex detectors. The challenge consists in building more granular and thinner P doped sensor devices while keeping the goal of achieving cost effective solutions for large surfaces of sensitive material. This technology, even if it is mature, still needs to prove sufficient radiation hardness in the innermost region, close to the HL-LHC beam crossing environment. The activity within the project includes several of the critical tasks needed to develop this technology.

_French members_ : <br>
*A. Lounis*, P. Petroff, R. Tanaka, D. Varouchas

_Japanese members_ :<br>
*K. Hara*, Y. Ikegami, K. Nakamura, H. Okawa, Y. Unno

_References_:<br>
[1] Achievements of the ATLAS upgrade Planar Pixel Sensors R&D Project, Journal of Instrumentation, JINST 10 C01027, 21 Jan. 2015<br>
[2] Development of novel n+-in-p silicon planar pixel sensors for HL-LHC, Nuclear Instruments and Methods A699 (2013) 72-77<br>
[3] Evaluation of novel KEK/HPK n-in-p pixel sensors for ATLAS upgrade with testbeam, Nuclear Instruments and Methods A699 (2013) 78-83<br>
[4] Leading edge of the technological developments of Planar Pixel Sensors and prospects for ATLAS HL-LHC, A. Lounis, IEEE seoul 2013, proceedings, 22 Nov. 201<br>

_Websites_:<br>
http://hep-www.px.tsukuba.ac.jp/~hara/PbulkPixel.html


 <center>------------------------------- </center>

<center>D_RD_16 : *Development of Advanced Monolithic Pixel Detector* </center>

_Summary_ :<br>


      The next generation of lepton colliders (such as the ILC) requires a vertex detector with utmost precision, calling for tiny pixels located very close to the interaction point. The consecutive hit rate generated by the beam related background imposes the pixel read-out to be fast enough to keep the occupancy at an acceptable level. The consecutive complexity of the read-out circuitry, however, relies on a footprint which tends to conflict with the restricted pixel dimensions and can generate sizeable power consumption. The conflict is enhanced by material budget restrictions, which clearly favour monolithic devices instead of hybrid ones;<br>

    These observations have motivated a long-term development of various pixel technologies, among which several ones exploiting industrial CMOS processes. The latter have shown to be the most promising among all alternatives considered up to now. The most advanced R&D however did not yet fully solve the conflict between precision, read-out speed and power consumption. It is the objective of the present partnership to overcome the remaining obstacles, its ultimate goal being a single bunch crossing tagging capability with pixels providing a precision better than 3 &#956;m.To reach these target values, the strategy will consist in combining the advantages of the CMOS and SOI technologies in a partnership between two teams concentrating the necessary know-how in both technologies.<br>

    The IPHC group has a long history in developing monolithic CMOS Pixel Sensors (CPS). MIMOSA chips are used in a variety of devices, the PXL detector of the STAR experiment (Fig. 1) at BNL acting as a flagship for the benefits of CPS in charmed meson tagging, based on its recently completed 3 years long physics programme.<br>

    The Japanese group has been developing monolithic pixel sensors by using a Silicon-on-Insulator (SOI) technology. The SOI detector has both sensor and (CMOS) circuit layers in a wafer as shown in Fig. 2. The process is very flexible, providing great capabilities of developing new detectors. In addition to charged particle detection, both groups are also working for X-Ray detection.<br>

    Their partnership will reinforce the development of both technologies due to the enhanced chip designing and testing capabilities. Furthermore, both groups have established relationships with Chinese researcher groups, providing the opportunity of additional synergies.<br>

 _French members_ : <br>
*M. Winter*, J. Baudot, A. Besson, A. Dorokhov, C. Hu-Guo, F. Morel, A. Perez
_Japanese members_ :<br>
*Y. Arai*, K. Hara, S. Kishimoto, I. Kurachi, T. Miyoshi, M. Togawa, T. Tsuboyama

_References_:<br>


_Websites_:<br>
http://rd.kek.jp/project/soi/index.html
Topic revision: r20 - 2017-09-04 - 14:17:59 - GenevieveGilbert
FJPPL
Webs
- ACAT
- ACGRID
- ACPP
- ASEPS
- Americas
- EMC2
- FAPPL
- FAPPS
- FCPPL
- FJPPL
- FKPPL
- FVPPL
- Feyn
- Main
- Sandbox
- TWiki
Copyright &© by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback